✓ Eligible for China Export (Compliance Workaround)

Total Processing Performance (2,368) and Performance Density (2.91) reside beneath U.S. BIS 3A090.a restriction thresholds.

LICENSE-FREE
Calculated TPP 2,368 Cap: 4,800 (-50.7%)
Perf Density (PD) 2.91 Limit: 5.92 (-50.8%)
Interconnect Headroom 900 GB/s At 100% of 900 cap
Est. China Revenue $12.4 B Annualized TAM run-rate
BIS Compliance Frontier Map X: Perf Density | Y: TPP
Silicon Architecture & Throttle Ratio Compute Core vs Memory vs Interconnect
16k-GPU Cluster Training FLOPs 4.85 ExaFLOPs Sufficient for frontier 70B MoE model pretraining in ~28 days.
Interconnect Communication Penalty +18.5% Stalling NVLink bandwidth cap creates all-reduce gradient bottlenecks on larger scale-out nodes.
Domestic Substitution Pressure Moderate (42%) Incentivizes Chinese hyperscalers (Huawei Ascend, Moore Threads) when workaround chips lag flagship perf.
Ready: Preset "Oct 2023 BIS + H20 Custom" loaded with verified compliant parameter bounds.

Policy Architecture & Technical Reference: The Jensen-Trump China Silicon Debate

The Total Processing Performance (TPP) Formula

Enacted by the U.S. Bureau of Industry and Security (15 CFR §744 / ECCN 3A090), TPP is evaluated as 2 × MacTOPS × bit length. For chips utilizing FP8 tensor calculations, TPP equals FP8 TFLOPS × 8. The threshold of 4,800 was engineered to stop the H100 (TPP 15,912) and A100 (TPP 4,992), prompting Nvidia to devise the specialized H20 with exactly 296 FP8 TFLOPS (TPP 2,368), pairing lower compute with unthrottled 4.0 TB/s HBM3 memory to preserve LLM inference throughput.

Performance Density & The Blackwell "B20" Proposal

To prevent "chiplet stitching" or massive silicon dies running at low clock frequencies, BIS added the Performance Density (PD) metric (TPP ÷ Die Area mm² ≤ 5.92). As Nvidia CEO Jensen Huang engages policymakers, proposed compromises explore enabling modified B20 GPUs featuring Blackwell's advanced packaging while capping FP4/FP8 compute matrices to legally fulfill U.S. national security redlines.

Chip threshold arithmetic: source labels are not export clearance

Read the explanation

This video audits source arithmetic, not current export law or shipment authorization. The source default state uses two hundred ninety six FP8 teraflops and multiplies by eight to produce total processing performance twenty three hundred sixty eight. Dividing by die area eight hundred fourteen gives density about two point nine one after rounding. Bars compare performance and configured cap forty eight hundred at one tenth pixel per unit. The code tests strict greater-than for performance, rounded density and interconnect thresholds, so exact equality does not trigger a violation. Those rules are an authored simplification and do not independently verify applicable jurisdiction, destination, entity, license conditions or current regulation. The original input range may normalize an off-step preset display independently from the stored state used in calculation. Moving the native FP8 control to its maximum forty five hundred yields total processing performance thirty six thousand and density forty four point two three. Bars compare default and changed rounded density at eight pixels per unit. Both performance and density exceed configured caps, so the code selects its fail branch; interconnect stays nine hundred, equal to its cap. If only either performance or density or interconnect exceeds a cap, it selects warning instead. Increasing only die area can change density without changing total processing performance, illustrating the two arithmetic inputs rather than establishing lawful compliance. Independent native original and preview contexts download the actual JSON and preserve both canvas drawings through four native widths. Cluster capacity is GPU count times per-chip FP8 teraflops divided by one million. Sixteen thousand three hundred eighty four chips at forty five hundred give seventy three point seven three exaflops after rounding. Separately the interconnect heuristic clamps bandwidth over eighteen hundred between point two and one, then multiplies its missing fraction by thirty eight, assigning nineteen percent penalty at nine hundred. Bars use five pixels per number with distinct compute and penalty units, not a comparable physical quantity. Memory bandwidth is shown and affects decorative diagrams but not these estimates. Revenue and domestic substitution captions use fixed market-size and branch factors rather than measured demand, so they are not forecasts. Device specifications and regulatory assertions remain unverified; no bypass advice, public publication or exhaustive compliance approval is claimed.

Enjoy this tool? Build your own with Super